

EGC220 Class Notes 4/12/2023

Baback Izadi

Division of Engineering Programs

bai@engr.newpaltz.edu

Test 2 will cover the following topics

- ▶ Design of combinational circuits
 - ▶ Circuit conversion to all NAND or NOR gates
- ▶ Design and use of
 - ▶ Multiplexers
 - ▶ Demultiplexers
 - ▶ Decoders
 - ▶ Encoders
- ▶ Design of combinational circuits using PLD's
- ▶ Latch and flip flops characteristics and timing.
- ▶ Design of ripple counters
- ▶ Analysis of sequential circuits

0	0	0	0
1	0	0	1
2	0	1	1
3	0	1	0
4	1	1	0
5	1	1	1
6	1	0	1
7	1	0	0


classbook & notes

Flip Flops Vs. Latches

- Flip flops are Edge Triggered
- Latches are level triggered


(a) JK Flip-Flop

J	K	Q (t + 1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\bar{Q}(t)$	Complement



(b) SR Flip-Flop





S	R	Q (t + 1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined



Flip Flops Vs. Latches


- Flip flops are Edge Triggered
- Latches are level triggered

(c) <i>D</i> Flip-Flop			(d) <i>T</i> Flip-Flop		
D	$Q(t+1)$	Operation	T	$Q(t+1)$	Operation
0	0	Reset	0	$Q(t)$	No change
1	1	Set	1	$Q(t)$ $\bar{Q}(t)$	Complement




Problem I

Using T flip-flops, design a ripple counter that counts 0-7 and repeats.



Problem II


Show the waveform diagram for the counter in Problem I.




Design a Ripple Counter to count 0 to 15

0000
1111


Using T F/F



Using JK F/F




Problem 1 1. UP 2. Final count ^{MSB} 1100 ^{LSB} → 12
 3. wants to reset at two next count → 4 F/F
 Using JK flip-flops, design a counter that repeatedly counts 6 – 12.



Problem 2

Using D flip-flops, design a counter that repeatedly counts 12 - 6.



Problem 4

Using JK flip-flops, design a counter that repeatedly counts 4 – 34

	32	16	8	4	2	1
	Q_F	Q_E	Q_D	Q_C	Q_B	Q_A
35 ->	1	0	0	0	1	1
4 ->	0	0	0	1	0	0

C --- B CC

